MICROPROCESSING AND MICROPROGRAMMING
VOLUME 37, NUMBERS 1–5, 1993

SPECIAL VOLUME: SHORT NOTES EUROMICRO '92

CONTENTS

Letter from the Short Notes Editors, Euromicro '92 v

Session A5: VLSI design. Chairman: Antonio Núñez

X. Fan and K. Lagemann
Experiences and results in designing VLSI-chips using standard-cell techniques 3

R. Kress, E. Melcher, R. Hartenstein and M. Dana
CMOS interconnect modelling for timing analysis 7

J.F. Naviner and J-C. Dufourd
Préforme/aGAPE: A synergy between symbolic cell design and assembly 11

C.W. Cheng, C.K. Li and P.K. Kung
A nonlinear 3D MOSFET table for VLSI circuit simulation 15

A. De Gloria, P. Faraboschi and M. Olivieri
A delay insensitive approach to VLSI design of a DRAM controller 19

A. Hernández, L. Gómez and A. Núñez
An empirical model to estimate power consumption in GaAs DCFL/SDCFL circuits 23

Session B5: System architecture. Chairman: Daniel Tabak

S.A. Rea, P. Milligan, R.K. McConnell, L.A. Murphy and J. Pelan
An investigation of the performance characteristics of an i860 processor within a Meiko computing surface 29

R.D. Hersch
Distributing pixmap images among parallel disk arrays 33

D-W. Seo and J-W. Cho
Directory-based cache coherence scheme using number-balanced binary tree 37

D. Meziat, J. Sequeiros, J. Medina and S. Sánchez
CDPU for SOHO-CEPAC collaboration 41

M. Aleksić, M. Novaković, A. Car and J. Protić
CISC versus RISC processors for graphics: A simulation study 45

J.A. Montiel, V. Armas and D.Q.M. Fay
An OCCAM circle generator program implemented in VLSI 49

Session C5: Applications. Chairman: Krzysztof Kuchciński

D.E. Metafas, S.S. Nikolaidis and C.E. Goutis
Real time cepstrum computation based on an advanced CORDIC processor 57

F. Vajda
Implementation issues of image texture analysis and segmentation 61

P. Milligan, T.J.G. Benson, R. McConnell and A. Rea
Detecting components for parallel execution within the Mathematician's Devil 65

F. Moreno, S. Alexandres and J. Meneses
A flexible architecture for real-time speech recognition 69

P.J. Davey, T. Donnelly and D.J. Mapps
Pulse slimming in magnetic recording using digital signal processing techniques 73

Z. Blazek
Two-processor monitoring system for airplanes 77

I. Aedo, F. Panetsos and A. Ribagorda
Hypertextual applications development tools 81

Session D5: Architecture synthesis. Chairman: Edil Fernandes

X. Fan
Analysis of multithreaded architectures – A case study 87

K. Kuchciński
System level modelling and analysis of complex digital systems 91

D. Mozos, J. Septién, F. Tirado and M. Fernández
Guidance for optimization-based synthesis tools 95

D. Lu and P. Biswas
An extended scheduling technique for software pipelining 99

P.P. Carballo, R. Sarmiento and A. Núñez
Integer and control units for a GaAs 32-bit RISC processor 105

Session E4: Software techniques. Chairman: Alan Rea

K. Rizman and I. Rozman
Facilitating composition and increasing object reusability by means of an event-driven object-oriented development 111

H.R. Cho and S. Moon
CADTM: A database transaction manager for coordinating design activities in CAD environments 115

H.R. Cho, Y.S. Kim and S. Moon
Development of an autonomous heterogeneous distributed database system: DHIM 119

M. Pučko, M. Kapus-Kolar and J. Rugelj
Developing multi-user interfaces for CSCW environment 123

W. Cellary and W. Wieczerzycki
On hierarchical locking of composite objects 127

Session E5: Parallel architectures. Chairman: Nello Scarabottolo

A. Weininger
Source – A debugging tool for ParMod 133

P. Sage, P. Milligan, R. McConnell and S. Rea
Graph management within the FortPort migration environment 137

R. McConnell, P. Sage, P. Milligan, S. Rea and P.J.P. McMullan
Hot spot analysis within the FortPort migration tool for parallel platforms 141

S.J.E. Taylor, N. Kalantery, S.C. Winter, D.R. Wilson and A.P. Redfern
Developments in parallel discrete event simulation at the Centre for Parallel Computing 145

M.S. Tudruj
Dynamically reconfigurable multi-transputer systems with serial bus control 149

A. De Gloria, P. Faraboschi and M. Olivieri
Design of a massively parallel SIMD architecture for the Boltzmann Machine 153

Session F5: Software engineering. Chairman: Stephen Winter

R.D. Lins and B.O. Lira
GammaCMC: Fast lazy functional languages 159

R.D. Lins and P.G. Soares
Some performance figures for the G-Machine and its optimisations 163

P. Kroha
Translation of a query in OODBMS into a system of parallel tasks 167

K.W. Ng and C.K. Luk
The design of a multiparadigm programming language: I 171

C. Britton, M. Loomes and R. Mitchell
Formal specifications as constructive diagrams 175

A. Clematis and V. Gianuzzi
A hierarchical program structure for concurrent fault tolerant software 179

J. López and A. Gago
A parallel algorithm for the Jacobian matrix of a manipulator 183

I. Savnik, T. Mohorič, T. Dolenc and F. Novak
Modelling dynamic dependencies by functional database model 187

Session G5: Metropolitan and Local Area Networks. Chairman: Don Fay

M. Švéda
Small area network interconnection 193

A.I. Karshmer and R. Yan
A CATV based metropolitan area network using distributed switching 197

J. Protić and M. Aleksić
An example of the efficient message protocol for industrial LAN 201

J. Janeček, Š. Jedlik and M. Meloun
Effectiveness of bridging in multiprotocol LANs 205

Session H5: Programmable logic. Chairman: Ferenc Vajda

G. vom Bögel, K. Scherer and M. Bollerott
An optimized architecture for a rapid-prototype-emulator 211

S. Pérez, E. Mandado and J. Ruiz de Ojeda
Logic controllers design methods using advanced PLDS 215

R.O. Duarte, E.S.T. Fernandes, A.C. Mesquita and A.L.V. Azevedo
Configurable cells: Towards dynamic architectures 221

Author index to volume 37 225

Subject index to volume 37 229

Calendar 231

RG